A Service For Professionals Friday, July 28, 2017
Call (202) 540-8337
A Service For Professionals Friday, July 28, 2017 11306 Sources 394,860,821 Articles 3,384,471 Readers
Call (202) 540-8337

Sankalp Semiconductor announces availability of 16nm IO Libraries

AUSTIN, TEXAS, UNITED STATES, June 19, 2017 /EINPresswire.com/ -- Sankalp Semiconductor a design service company offering comprehensive mixed signal and SoC solutions today announced the availability of its 16nm IO library. Sankalp will highlight the16nm IO library solution at its booth (#1915) during the Design Automation Conference (DAC), June 19-21 in Austin, Texas. The company provides one-stop solution for chip designer for a variety of IO and custom mixed signal IP needs. The 16nm IO library is an addition to Sankalp’s portfolio of IOs that include solutions for process nodes spanning from 16nm to 130nm technologies.

“The IO solution offerings complements our analog and mixed signal expertise. Our customers derive value by getting their entire semiconductor needs fulfilled from a single technology services provider,” said Vijay Pathak, CTO Mixed Signal, Sankalp Semiconductor. “Sankalp supports customers with analog IP building blocks, digital design, verification and SoC design services. We are committed to investment in building the GPIOs for new technologies across the foundries so that these could be leveraged to build application specific high bandwidth interface solutions by our customers.”

Sankalp’s 16nm IO is compliant with ANSI/TIA/EIA-644- A-2001 and IEEE 1596.3-1996 Standard for LVDS Scalable Coherent Interface architecture. The IO's offers superior design performance with high immunity to ESD and latchup. The IOs are power supply sequence independent. The LVCMOS IO is compatible with JEDEC LVCMOS18 specification. It supports Fail-safe feature for the OD variant along with Over-Voltage tolerance. All the IO's are tested for reliability robustness. Each IO supports ease of test-ability with Test Bus Pad.

Sankalp’s high performance IO architecture comes with a complete set of deliverables that include Verilog, .lib, CDL netlist, LEF, ibis, GDSII and detailed documentation. The design includes signal, power and specialty pads. The specialty pads include Test Bus Pad, spacers; corners and other IO ring create cells. The I/O module, in addition to signal and power pads also includes custom pads for test bus, spacers, corners and other IO ring create cells.

About Sankalp Semiconductor
Sankalp Semiconductor offers an integrated portfolio of services and solutions to its customers in key semiconductor domains including digital, analog, high-speed physical interface IP, Embedded Memory Compiler and EDA modelling. Sankalp Semiconductor is a preferred semiconductor design service partners to multiple Fortune 500 companies in the Automotive, Consumer Electronics, Industrial IoT and Medical electronics space. The company enables its customers achieve their time-to-market window by delivering first pass silicon designs and engage with product engineering teams across the globe to design System-on-Chip. Sankalp Semiconductor is based in Sunnyvale, California, with multiple development and services centers in India, Canada and Germany. www.sankalpsemi.com

Eklovya Sharma
Sankalp Semiconductor Inc
(408) 682-0201
email us here

Powered by EIN Presswire